A new method for fault diagnosis of lar e scale analo ue circuits based on the class concept is %&eloped in phis aper. A large analogue circuit is decomposed into hockslsub-circuits and the nodes between the blocks are classified into three classes. Only those sub-circuits related to the faultv class need to be treated. Node
INTRODUCTION
Fault diagnosis and testing of analogue circuits has become an active research area since 1970's [l, 21.
Various useful techni ues have been proposed in the literature such as %e fault dictiona parameter identification technique, and f a J t v%k%% method [l-131.
Analogue circuit fault dia nosis remains extremely dfficult and becomes the bottkneck of automatic testing of mixed-signal circuits. This is because of the difficulty of measuring currents, the lack of ood fault models similar to stuck-at-one and stucf-at-zero fault models in digital circuit test, the tolerance of components and the nonlinear nature of the analog circuits (the relationship between the circuit responses and the com onent characteristics is nonlinear, even if the circuit is Pinear). Therefore, only the fault dictionary technique is widely appreciated in practical engineering application among ,the various Jechniques in the literature because of its sim lici and the effectiveness. However the traditionay faux dictionary technique is based on the Neumann computer principle. It has its own vital weakness, that is, it can on1 detect hard faults and cannot cope with soft faults. h s o , its application. is lar ely limited to small. to medium analo ue circuits. furthermore, jt cannot diagnose faults in reaf-time for large-scale circuits.
In order to solve the above problems of the traditional fault dictiona method, several artificial neural network based approazes have been pro osed for analogue fault diagnosis and the have rovezvery promising [6-13 The neural networi-hase8fault dictionary technique [la; 131 can overcome the weakness of the traditional 0-7803-7761-31031S17.00 82003 IEEE Neumann computer-based dictionary. It can locate and identify not only hard faults but also soft faults. Furthermore, in the neural network based fault dictiona technique, looking up a dictionary to locate and identig faults is actually carried out at the same time of setting up the dictionary. It thus reduces the computation and has a better real-time feature. However, not much work has been done,on the fault diagnosis of large-scale analog circuits using artificial neural networks. In a recently proposed ,method for fault dia nosis of large-scale circuits with tolerance [13], the krge-scale circuits are decomposed to several suh-circuits and a hack ropagation neural neh,vork (BPNN) is a plied for fault rocation in each suh-circuit. The methoa can diagnose not only catastrophic faults but also parametric ones.
In order to further lessen the com lexity of after-test diagnosis, a neural network ap roacf based on the class concept 13-51 is presented in &is paper. A set of some componeints o f the same characteiisiic in a system is called a class. A system may be divided into several classes. The characteristics of all the components in each class are the same. Thus if we can determine the characteristic of anv comnonent in a class. all the other components in the'class 'can he determined. From the fault diagnosis viewpoint, the class is fault free if a component in the class is fault free. In this paper, the nodes are classified. The main rule is that: <WO nodes belong to the same class if their characteristics are the same. Accordin to this rule, the nodes in a circuit can he divided into di8erent classes. We only need to diagnosis the most possible faulty suh-circuits whose nodes helon to the faulty classes, and thus the search space for f a d diagnosis is largely reduced. The class method is suitable for any scale of circuits in princi le, we particularly develop a procedure for block-hasea large-scale circuits with classification of tearing nodes. For the final component-level fault dia nosis within sub-cjrcuitsiplocks, the BPW-base$ fault dictionary technique is used, which, together with the computation-less node classification concept and circuit decomposition method, make it possible to identify the faults of large-scale analogue circuits in real-time.
FAULT DIAGNOSIS BASED ON CLASS CONCEPT
Without a loss of generality, it is assumed that the circuit under consideration has m+l accessible nodes amone total n nodes, and the (m+l node is taken as a referenci, actual awessible node voltage vector is J+,, We assume that for any accessible node, its node-volta e sensitivity with respect to any component is not zero. 8 e also take the fact into account that the effects of two independent analog faults are highly unlikely to cancel at the test nodes. It is obvious that Theorem I : The necessary and almost sufficient condition for a system without tolerance to be fault free is the test vector V is equal to the nominal V. when the same stimulus is applied to the actual and nominal circuits.
The node voltage of the,ith node will become an interval when the circuit is with tolerance. Let the nominal interval be [V,,,, Vio2], which can be calculated before test by the Monte Carlo method, nonlinear rogrammin method, or interval algebra alg,orithm. yhe nomina! interval vector Vo can be thus obtained.
Theorem 2:
The necessary and almost sufficient condition for a system with tolerance to be fault free is that the test vector V is within the nominal volta e interval Vo when &e same stimulus is applied to #e actual and nominal circuits. The node voltaees are abnormal. and at least two of the-node voltages among its neighbor nodes including the reference node) are abnnrmal. The node voltages are abnormal and only one of the node voltages among its neighbor nodes is abnormal, but the reference node is one of its neighbor nodes.
It is obvious that the relevant branches or com onents in Class 1 are fault free because their node voytages are normal, while the ones in Class 2 and Class 3 are "suspicious" components. And the components UI Class 3 are more likely to he faulty than those in Class 2. 
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Proof: Without loss of generality, it is assumed that node 'a" is one of the nodes in Class 2 of the circuit and it is linked to its k neighbor accessible nodes (1,2,3 After test, the measured feature vector is a plied to the trained BPNN. and the outuut of the B P d i s the order of the faults. The steps involved in the diagnosis process
FAULT LOCATION OF LARGE-SCALE
conditions and train the BPNNs.
CIRCUITS
For lar e scale circuit diagnosis, a block-based these nodes into three classes. methodofogy should be used for various practical reaspns. In the proposed method, a large-scale analogue circuit is first partitioned into several sub-networks meeting the followin requirements:
BPNNs. %he incident nodes between the sub-networks The networks must ! e the minimum-scale networks, that is, it cannot be tom to smaller sub-networks Then the classification of accessible nodes is carried out. From the discussion in the above we know that the sub-circuits containing only Class 1 and Class 2 are fault free. So we only need to identify the faults in the sub-networks containin Class 3 nodes. Thus the diagnosis procedure can 6e simplified as follows:
0. Divide the large-scale circuit into sub-circuit 1, sub-circuit 2,*-and sub-circuit n Table 1 . The circuit was measured three times for three different faults and the classes of the accessible nodes were determined. The measured volta es and the determined classes are also given in Table 7 . The classes are the same for the three measurements. By the theorem, the faults must be in sub-circuit x,. Pass the feature vectors throu h the trained BPNN and the result of the BPNN shows tfat the faulty component is RI,. In fact, the faults were set to be R,, being short-circuited, open-circuited and of value of 450ohms, respectively. The diagnosis results are right, showing the validity of the technique.
CONCLUSIONS
A large-scale analogue circuit can be divided into several blocks/sub-networks using certain rules .and the accessible (tearing) nodes, can be classified into three classes. The components in Class I are fault free, and those in Class 2 are also fault free except the common branches of Classes 2 and 3. Therefore the fault com onents must be Class 3. This reduces the diagnosis probfem of a large-scale circuit to locating the faults within the sub-circuits containing Class 3 only, thus reduced after-test computation and time. The neural network method is adopted to find faults at the component level, which make it possible to cope with tolerance effects, soft faults and on-line diagnosis. The nontrivial examples have confirmed the validity of the proposed technique.
